

# 15-721 DATABASE SYSTEMS

## Lecture #08 – Latch-free OLTP Indexes (Part II)

@Andy_Pavlo // Carnegie Mellon University // Spring 2017

# TODAY'S AGENDA

Bw-Tree Index
ART Index
Profiling in Peloton

# OBSERVATION

We cannot have reverse pointers in a latch-free concurrent Skip List because CaS can only update a single address at a time.

# BW-TREE

Latch-free B+Tree index
→ Threads never need to set latches or block.

**Key Idea #1: Deltas**
→ No updates in place
→ Reduces cache invalidation.

**Key Idea #2: Mapping Table**
→ Allows for CAS of physical locations of pages.

THE BW-TREE: A B-TREE FOR NEW HARDWARE
*ICDE 2013*

# BW-TREE: MAPPING TABLE

*Mapping Table*

| PID | Addr |
|---|---|
| 101 | ● |
| 102 | ● |
| 103 | |
| 104 | ● |




*Logical Pointer* ----→

*Physical Pointer* ——→

# BW-TREE: MAPPING TABLE



# BW-TREE: DELTA UPDATES

*Mapping Table*




Each update to a page produces a new delta.

# BW-TREE: DELTA UPDATES

*Mapping Table*

| PID | Addr |
|---|---|
| 101 | |
| 102 | |
| 103 | |
| 104 | |



*Logical Pointer* ----▸

*Physical Pointer* ——▸

Each update to a page produces a new delta.

# BW-TREE: DELTA UPDATES

*Mapping Table*

| PID | Addr |
|---|---|
| 101 | |
| 102 | |
| 103 | |
| 104 | |




*Logical Pointer* ----▸

*Physical Pointer* ——▸

Each update to a page produces a new delta.

Delta physically points to base page.

# BW-TREE: DELTA UPDATES




Each update to a page produces a new delta.

Delta physically points to base page.

Install delta address in physical address slot of mapping table using CAS.



Source: Justin Levandoski

# BW-TREE: DELTA UPDATES




Each update to a page produces a new delta.

Delta physically points to base page.

Install delta address in physical address slot of mapping table using CAS.

# BW-TREE: DELTA UPDATES




Each update to a page produces a new delta.

Delta physically points to base page.

Install delta address in physical address slot of mapping table using CAS.



Source: Justin Levandoski

# BW-TREE: DELTA UPDATES




Each update to a page produces a new delta.

Delta physically points to base page.

Install delta address in physical address slot of mapping table using CAS.



Source: Justin Levandoski

# BW-TREE: SEARCH

*Mapping Table*




Traverse tree like a regular B+tree.

# BW-TREE: SEARCH




Traverse tree like a regular B+tree.

If mapping table points to delta chain, stop at first occurrence of search key.

# BW-TREE: SEARCH




Traverse tree like a regular B+tree.

If mapping table points to delta chain, stop at first occurrence of search key.

Otherwise, perform binary search on base page.

# BW-TREE: CONTENTION UPDATES




Threads may try to install updates to same state of the page.

# BW-TREE: CONTENTION UPDATES

*Mapping Table*

| PID | Addr |
|---|---|
| 101 | |
| 102 | |
| 103 | |
| 104 | |




Threads may try to install updates to same state of the page.

*Logical Pointer* ----▸

*Physical Pointer* ——▸

# BW-TREE: CONTENTION UPDATES




Threads may try to install updates to same state of the page.

Winner succeeds, any losers must retry or abort

# BW-TREE: CONTENTION UPDATES




Threads may try to install updates to same state of the page.

Winner succeeds, any losers must retry or abort

# BW-TREE: CONTENTION UPDATES




Threads may try to install updates to same state of the page.

Winner succeeds, any losers must retry or abort

# BW-TREE: DELTA TYPES

**Record Update Deltas**
→ Insert/Delete/Update of record on a page

**Structure Modification Deltas**
→ Split/Merge information

# BW-TREE: CONSOLIDATION




Consolidate updates by creating new page with deltas applied.

# BW-TREE: CONSOLIDATION




Consolidate updates by creating new page with deltas applied.

# BW-TREE: CONSOLIDATION




Consolidate updates by creating new page with deltas applied.

# BW-TREE: CONSOLIDATION




Consolidate updates by creating new page with deltas applied.

CAS-ing the mapping table address ensures no deltas are missed.

# BW-TREE: CONSOLIDATION




Consolidate updates by creating new page with deltas applied.

CAS-ing the mapping table address ensures no deltas are missed.

# BW-TREE: CONSOLIDATION




Consolidate updates by creating new page with deltas applied.

CAS-ing the mapping table address ensures no deltas are missed.

Old page + deltas are marked as garbage.

# BW-TREE: GARBAGE COLLECTION

Operations are tagged with an **epoch**

→ Each epoch tracks the threads that are part of it and the objects that can be reclaimed.

→ Thread joins an epoch prior to each operation and post objects that can be reclaimed for the current epoch (not necessarily the one it joined)

Garbage for an epoch reclaimed only when all threads have exited the epoch.

# BW-TREE: GARBAGE COLLECTION



# BW-TREE: GARBAGE COLLECTION



# BW-TREE: GARBAGE COLLECTION



# BW-TREE: GARBAGE COLLECTION



# BW-TREE: GARBAGE COLLECTION

*Mapping Table*

| PID | Addr |
|---|---|
| 101 | |
| 102 | |
| 103 | |
| 104 | |




*Epoch Table*




*Logical Pointer* ----->

*Physical Pointer* ——>

New 102

# BW-TREE: GARBAGE COLLECTION

*Mapping Table*

| PID | Addr |
|---|---|
| 101 | |
| 102 | |
| 103 | |
| 104 | |

*Logical Pointer*

*Physical Pointer*

New 102

*Epoch Table*



# BW-TREE: STRUCTURE MODIFICATIONS

## Split Delta Record

→ Mark that a subset of the base page's key range is now located at another page.
→ Use a logical pointer to the new page.

## Separator Delta Record

→ Provide a shortcut in the modified page's parent on what ranges to find the new page.

# BW-TREE: STRUCTURE MODIFICATIONS

*Mapping Table*



# BW-TREE: STRUCTURE MODIFICATIONS

*Mapping Table*



# BW-TREE: STRUCTURE MODIFICATIONS

*Mapping Table*



# BW-TREE: STRUCTURE MODIFICATIONS

*Mapping Table*



# BW-TREE: STRUCTURE MODIFICATIONS

*Mapping Table*

| PID | Addr |
|---|---|
| 101 | ● |
| 102 | ● |
| 103 | ● |
| 104 | ● |
| 105 | ● |




*Logical Pointer* ----→

*Physical Pointer* ——→

# BW-TREE: STRUCTURE MODIFICATIONS

*Mapping Table*



# BW-TREE: STRUCTURE MODIFICATIONS

*Mapping Table*



# BW-TREE: STRUCTURE MODIFICATIONS

*Mapping Table*



# BW-TREE: STRUCTURE MODIFICATIONS

*Mapping Table*



# BW-TREE: STRUCTURE MODIFICATIONS

*Mapping Table*



# BW-TREE: STRUCTURE MODIFICATIONS

*Mapping Table*



# BW-TREE: STRUCTURE MODIFICATIONS

*Mapping Table*



# BW-TREE: STRUCTURE MODIFICATIONS

*Mapping Table*

| PID | Addr |
|---|---|
| 101 | |
| 102 | |
| 103 | |
| 104 | |
| 105 | |




*Logical Pointer*

*Physical Pointer*

# BW-TREE: STRUCTURE MODIFICATIONS



# BW-TREE: STRUCTURE MODIFICATIONS



# BW-TREE: STRUCTURE MODIFICATIONS



# BW-TREE: PERFORMANCE

Processor: 1 socket, 4 cores w/ 2×HT



# ADAPATIVE RADIX TREE (ART)

Uses digital representation of keys to examine prefixes one-by-one instead of comparing entire key.

Radix trees properties:

→ The height of the tree depends on the length of keys.
→ Does not require rebalancing
→ The path to a leaf node represents the key of the leaf
→ Keys are stored implicitly and can be reconstructed from paths.

THE ADAPTIVE RADIX TREE: ARTFUL INDEXING FOR MAIN-MEMORY DATABASES
*ICDE 2013*

# TRIE VS. RADIX TREE

*Trie*




Keys: HELLO, HAT, HAVE

# TRIE VS. RADIX TREE

*Trie*




Keys: HELLO, HAT, HAVE

# TRIE VS. RADIX TREE

*Trie*




Keys: HELLO, HAT, HAVE

# TRIE VS. RADIX TREE

*Trie*




*Radix Tree*




**Keys: HELLO, HAT, HAVE**

# TRIE VS. RADIX TREE

*Trie*




*Radix Tree*




Keys: HELLO, HAT, HAVE

# ART INDEX: MODIFICATIONS



# ART INDEX: MODIFICATIONS




**Operation:** Insert **HAIR**

# ART INDEX: MODIFICATIONS




**Operation:** Insert **HAIR**

# ART INDEX: MODIFICATIONS




**Operation:** Insert **HAIR**

**Operation:** Delete **HAT**, **HAVE**

# ART INDEX: MODIFICATIONS




**Operation:** Insert **HAIR**

**Operation:** Delete **HAT**, **HAVE**

# ART INDEX: MODIFICATIONS




**Operation:** Insert **HAIR**

**Operation:** Delete **HAT**, **HAVE**

# ART INDEX: MODIFICATIONS




**Operation:** Insert **HAIR**

**Operation:** Delete **HAT**, **HAVE**

# ART INDEX: MODIFICATIONS




**Operation:** Insert **HAIR**

**Operation:** Delete **HAT**, **HAVE**

# ART INDEX: BINARY COMPARABLE KEYS

Not all attribute types can be decomposed into binary comparable digits for a radix tree.

→ **Unsigned Integers:** Byte order must be flipped for little endian machines.

→ **Signed Integers:** Flip two's-complement so that negative numbers are smaller than positive.

→ **Floats**: Classify into group (neg vs. pos, normalized vs. denormalized), then store as unsigned integer.

→ **Compound**: Transform each attribute separately.

# ART INDEX: BINARY COMPARABLE KEYS

**Int Key:** 168496141

**Hex Key:** 0A 0B 0C 0D




*Big Endian*


*Little Endian*

# ART INDEX: BINARY COMPARABLE KEYS




**Int Key: 168496141**

**Hex Key: 0A 0B 0C 0D**




*Big Endian*


*Little Endian*

# ART INDEX: BINARY COMPARABLE KEYS




**Int Key: 168496141**

**Hex Key: 0A 0B 0C 0D**




*Big Endian*


*Little Endian*

# BINARY COMPRABLE KEYS

Peloton w/ Bw-Tree Index
Data Set: 10m keys (three 64-bit ints)



# CONCURRENT ART INDEX

HyPer's ART is **not** latch-free.

Optimistic crabbing scheme where writers are not blocked on readers.

→ Writers increment counter when they acquire latch.
→ Readers can proceed if a node's latch is available.
→ It then checks whether the latch's counter has changed from when it checked the latch.

THE ART OF PRACTICAL SYNCHRONIZATION
*DaMoN 2016*

# SINGLE-THREADED PERFORMANCE

Data Set: 30m Random 64-bit Integers




Source: Huanchen Zhang

# PARTING THOUGHTS

Bw-Tree is probably the most dank latch-free index in recent years.

ART has amazing performance. Need to understand it better.

*ANDY'S*

# TIPS FOR PROFILING

# MOTIVATION

Consider a program with functions **`foo`** and **`bar`**.

How can we speed it up with only a debugger ?

→ Randomly pause it during execution

→ Collect the function call stack

# RANDOM PAUSE METHOD

Consider this scenario

→ Collected 10 call stack samples

→ Say 6 out of the 10 samples were in `foo`

What percentage of time was spent in `foo`?

→ Roughly 60% of the time was spent in `foo`

→ Accuracy increases with # of samples



# AMDAHL'S LAW

Say we optimized **`foo`** to run 2 times faster

What's the expected overall speedup ?

→ 60% of time spent in **`foo`** drops in half

→ 40% of time spent in **`bar`** unaffected

→ $p$ = percentage of time spent in optimized task

→ $s$ = speed up for the optimized task

→ Overall speedup = $\frac{\quad}{\quad}$ = 1.4 times faster

# AMDAHL'S LAW

1 0.6 2 +0.4 1 1 0.6 2 +0.4 0.6 2 0.6 0.6 2 2 0.6 2 +0.4 1 0.6 2 +0.4 = 1.4 times faster

1 0.6 2 +0.4 1 1 0.6 2 +0.4 0.6 2 0.6 0.6 2 2 0.6 2 +0.4 1 0.6 2 +0.4 = 1.4 times faster

1 +(1- ) +(*1−* ) *1* *+(1− )*

*Say* we optimized **foo** to run 2 times faster

What's the expected overall speedup ?

→ 60% of time spent in **foo** drops in half

→ 40% of time spent in **bar** unaffected

# PROFILING TOOLS FOR REAL

## Choice #1: Valgrind

→ Heavyweight instrumentation framework with a lot of tools
→ Sophisticated visualization tools

## Choice #2: Perf

→ Lightweight tool that can record different kinds of events
→ Console-oriented visualization tools

# CHOICE #1: VALGRIND

Instrumentation framework for building dynamic analysis tools

→ **memcheck**: a memory error detector

→ **callgrind**: a call-graph generating profiler

Using **callgrind** to profile the index test and Peloton in general:

```
$ valgrind --tool=callgrind --trace-children=yes
./tests/skiplist_index_test

$ valgrind --tool=callgrind --trace-children=yes
./bin/peloton &> /dev/null&
```

# KCACHEGRIND

Profile data visualization tool

```
$ kcachegrind callgrind.out.12345
```

# Cumulative Time Distribution



# CHOICE #2: PERF

Tool for using the performance counters subsystem in Linux.

→ `-e` = sample the event `cycles` at the user level only

→ `-c` = collect a sample every 2000 occurrences of event

```
$ perf record -e cycles:u -c 2000
./tests/skiplist_index_test
```

Uses counters for tracking events

→ On counter overflow, the kernel records a sample

→ Sample contains info about program execution

# PERF VISUALIZATION

We can also use **perf** to visualize the generated profile for our application.

```
$ perf report
```



# PERF VISUALIZATION

perf report

File Edit View Search Terminal Help

```
Samples: 56  of event 'cpu-clock:u', Event count (approx.): 56
 25.00%  index_test  ld-2.19.so              [.] do_lookup_x
 25.00%  index_test  ld-2.19.so              [.] _dl_lookup_symbol_x
 21.43%  index_test  ld-2.19.so              [.] _dl_relocate_object
  7.14%  index_test  ld-2.19.so              [.] check_match.9458
  3.57%  index_test  libstdc++.so.6.0.21     [.] operator delete(void*)
  1.79%  index_test  libstdc++.so.6.0.21     [.] __dynamic_cast
  1.79%  index_test  libstdc++.so.6.0.21     [.] operator new(unsigned long)
  1.79%  index_test  libpelotonpg.so.0.0.0   [.] Json::Value::~Value()
  1.79%  index_test  libpeloton.so.0.0.0     [.] peloton::Value::CompareWithoutNull(peloton::Value) const
  1.79%  index_test  libc-2.19.so            [.] _int_free
  1.79%  index_test  libc-2.19.so            [.] __memcpy_sse2_unaligned
  1.79%  index_test  libc-2.19.so            [.] _dl_addr
  1.79%  index_test  libc-2.19.so            [.] __libc_dl_error_tsd
  1.79%  index_test  ld-2.19.so              [.] strcmp
  1.79%  index_test  index_test              [.] testing::TestEventListeners::TestEventListeners()
```

Cumulative Time Distribution

# PERF EVENTS

Supports several other events like:
→ L1-dcache-load-misses
→ branch-misses

To see a list of events:

```
$ perf list
```

Another usage example:

```
$ perf record -e cycles,LLC-load-misses -c 2000
./tests/skiplist_index_test
```

# REFERENCES

## Valgrind

→ The Valgrind Quick Start Guide
→ Callgrind
→ Kcachegrind
→ Tips for the Profiling/Optimization process

## Perf

→ Perf Tutorial
→ Perf Examples
→ Perf Analysis Tools

# NEXT CLASS

Indexing for OLAP workloads.
→ More from Microsoft Research…