

Carnegie Mellon University  
ADVANCED DATABASE SYSTEMS

# Vectorized Execution

Andy Pavlo // 15-721 // Spring 2023

# LAST CLASS

---

We discussed how the DBMS will divide up tasks among its workers to execute a query.

The DBMS needs to be aware of the location of data to avoid non-local memory access.

# TODAY'S AGENDA

---

Background

Implementation Approaches

SIMD Fundamentals

Vectorized DBMS Algorithms

# VECTORIZATION

---

The process of converting an algorithm's scalar implementation that processes a single pair of operands at a time, to a vector implementation that processes one operation on multiple pairs of operands at once.

# WHY THIS MATTERS

---

Say we can parallelize our algorithm over 32 cores.  
Assume each core has a 4-wide SIMD registers.

**Potential Speed-up:  $32x \times 4x = 128x$**

# SINGLE INSTRUCTION, MULTIPLE DATA

---

A class of CPU instructions that allow the processor to perform the same operation on multiple data points simultaneously.

All major ISAs have microarchitecture support SIMD operations.

- **x86**: MMX, SSE, SSE2, SSE3, SSE4, AVX, AVX2, AVX512
- **PowerPC**: AltiVec
- **ARM**: NEON, SVE
- **RISC-V**: RVV

# SIMD EXAMPLE

$$X + Y = Z$$

$$\begin{bmatrix} x_1 \\ x_2 \\ \vdots \\ x_n \end{bmatrix} + \begin{bmatrix} y_1 \\ y_2 \\ \vdots \\ y_n \end{bmatrix} = \begin{bmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \vdots \\ x_n + y_n \end{bmatrix}$$

```
for (i=0; i<n; i++) {
    Z[i] = X[i] + Y[i];
}
```


**X**

8
7
6
5
4
3
2
1

**Y**

1
1
1
1
1
1
1
1

**Z**



# SIMD EXAMPLE

$$X + Y = Z$$

$$\begin{bmatrix} x_1 \\ x_2 \\ \vdots \\ x_n \end{bmatrix} + \begin{bmatrix} y_1 \\ y_2 \\ \vdots \\ y_n \end{bmatrix} = \begin{bmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \vdots \\ x_n + y_n \end{bmatrix}$$

```
for (i=0; i<n; i++) {
    Z[i] = X[i] + Y[i];
}
```

**X**

8
7
6
5
4
3
2
1

**Y**

1
1
1
1
1
1
1
1

**SISD**  
+

**Z**





# SIMD EXAMPLE

$$X + Y = Z$$

$$\begin{bmatrix} x_1 \\ x_2 \\ \vdots \\ x_n \end{bmatrix} + \begin{bmatrix} y_1 \\ y_2 \\ \vdots \\ y_n \end{bmatrix} = \begin{bmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \vdots \\ x_n + y_n \end{bmatrix}$$

```
for (i=0; i<n; i++) {
    Z[i] = X[i] + Y[i];
}
```



# SIMD EXAMPLE

$$X + Y = Z$$

$$\begin{bmatrix} x_1 \\ x_2 \\ \vdots \\ x_n \end{bmatrix} + \begin{bmatrix} y_1 \\ y_2 \\ \vdots \\ y_n \end{bmatrix} = \begin{bmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \vdots \\ x_n + y_n \end{bmatrix}$$

```
for (i=0; i<n; i++) {
    Z[i] = X[i] + Y[i];
}
```

$X$

8
7
6
5
4
3
2
1

$Y$

1
1
1
1
1
1
1
1

SISD  
+



$Z$


9	8	7	6	5	4	3	2
---	---	---	---	---	---	---	---

# SIMD EXAMPLE

$$X + Y = Z$$

$$\begin{bmatrix} x_1 \\ x_2 \\ \vdots \\ x_n \end{bmatrix} + \begin{bmatrix} y_1 \\ y_2 \\ \vdots \\ y_n \end{bmatrix} = \begin{bmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \vdots \\ x_n + y_n \end{bmatrix}$$

```
for (i=0; i<n; i++) {
    Z[i] = X[i] + Y[i];
}
```




# SIMD EXAMPLE

$$X + Y = Z$$

$$\begin{bmatrix} x_1 \\ x_2 \\ \vdots \\ x_n \end{bmatrix} + \begin{bmatrix} y_1 \\ y_2 \\ \vdots \\ y_n \end{bmatrix} = \begin{bmatrix} x_1 + y_1 \\ x_2 + y_2 \\ \vdots \\ x_n + y_n \end{bmatrix}$$


```
for (i=0; i<n; i++) {
    Z[i] = X[i] + Y[i];
}
```



# VECTORIZATION DIRECTION


## Approach #1: Horizontal

→ Perform operation on all elements together within a single vector.



## Approach #2: Vertical

→ Perform operation in an elementwise manner on elements of each vector.



# SIMD INSTRUCTIONS (1)

---

## Data Movement

→ Moving data in and out of vector registers

## Arithmetic Operations

→ Apply operation on multiple data items (e.g., 2 doubles, 4 floats, 16 bytes)

→ Example: **ADD, SUB, MUL, DIV, SQRT, MAX, MIN**

## Logical Instructions

→ Logical operations on multiple data items

→ Example: **AND, OR, XOR, ANDN, ANDPS, ANDNPS**

# SIMD INSTRUCTIONS (2)

---

## Comparison Instructions

→ Comparing multiple data items (**==**, **<**, **<=**, **>**, **>=**, **!=**)

## Shuffle instructions

→ Move data between SIMD registers

## Miscellaneous

→ Conversion: Transform data between x86 and SIMD registers.

→ Cache Control: Move data directly from SIMD registers to memory (bypassing CPU cache).

# INTEL SIMD EXTENSIONS

		<i>Width</i>	<i>Integers</i>	<i>Single-P</i>	<i>Double-P</i>
1997	MMX	64 bits	✓		
1999	SSE	128 bits	✓	✓(×4)	
2001	SSE2	128 bits	✓	✓	✓(×2)
2004	SSE3	128 bits	✓	✓	✓
2006	SSSE 3	128 bits	✓	✓	✓
2006	SSE 4.1	128 bits	✓	✓	✓
2008	SSE 4.2	128 bits	✓	✓	✓
2011	AVX	256 bits	✓	✓(×8)	✓(×4)
2013	AVX2	256 bits	✓	✓	✓
<b>2017</b>	<b>AVX-512</b>	<b>512 bits</b>	<b>✓</b>	<b>✓(×16)</b>	<b>✓(×8)</b>

Source: [James Reinders](#)



# SIMD TRADE-OFFS

---

## Advantages:

- Significant performance gains and resource utilization if an algorithm can be vectorized.

## Disadvantages:

- Implementing an algorithm using SIMD is still mostly a manual process.
- SIMD may have restrictions on data alignment.
- Gathering data into SIMD registers and scattering it to the correct locations is tricky and/or inefficient.

***No Longer True in AVX-512!***

# AVX-512

---

Intel's 512-bit extensions to the AVX2 instructions.

→ Provides new operations to support data conversions, scatter, and permutations.

Unlike previous SIMD extensions, Intel split AVX-512 into groups that CPUs can selectively provide (except for "foundation" extension AVX-512F).

# AVX-512

Intel's 512-bit extensions to the AVX2 instructions.

→ Provides new operations to support data conversions, scatter, and permutations.

Subset	F	CD	ER	PF	4FMAPS	4VNNIW	VPOPCNTDQ	VL	DQ	BW	IFMA	VBMI	VNNI	BF16	VBMI2	BITALG	VPCLMULQDQ	GFNI	VAES	VP2INTERSECT	FP16
Knights Landing (Xeon Phi x200, 2016)	Yes		Yes			Yes															
Knights Mill (Xeon Phi x205, 2017)																					
Skylake-SP, Skylake-X (2017)																					
Cannon Lake (2018)																					
Cascade Lake (2019)																					
Cooper Lake (2020)																					
Ice Lake (2019)																					
Tiger Lake (2020)																					
Rocket Lake (2021)																					
Alder Lake (2021)																					
Zen 4 (2022)	Yes																				
Sapphire Rapids (2023)																					

# AVX-512

	<b>Nehalem (2009), Westmere (2010):</b> Intel Xeon Processors (legacy)	<b>Sandy Bridge (2012):</b> Intel Xeon Processor E3/E5 family	<b>Haswell (2014):</b> Intel Xeon Processor E3 v3/E5 v3/E7 v3 Family	<b>Knights Corner (2012):</b> Intel Xeon Phi Coprorocessor x100 Family	<b>Knights Landing (2016):</b> Intel Xeon Phi Processor x200 Family	<b>Skylake (2017):</b> Intel Xeon Scalable Processor Family
						AVX-512VL
						AVX-512DQ
						AVX-512BW
					512-bit	512-bit
					AVX-512ER	
					AVX-512PF	
					AVX-512CD	AVX-512CD
					AVX-512F	AVX-512F
				512-bit		
				IMCI		
			256-bit		AVX2	AVX2
		256-bit			AVX	AVX
		AVX			SSE*	SSE*
	128-bit					
	SSE*	SSE*	SSE*			

— primary instruction set
  — legacy instruction set

instructions.  
conversions,

BMI2	BITALG	VPCLMULQDQ	GFNI	VAES	VP2INTERSECT	FP16
No						
No						
No						
No						
No						
Yes					No	No
					No	
					No	Yes
					No	No
					No	Yes

# IMPLEMENTATION

---

**Choice #1: Automatic Vectorization**

**Choice #2: Compiler Hints**

**Choice #3: Explicit Vectorization**

*Ease of Use*



*Programmer  
Control*

# AUTOMATIC VECTORIZATION

---

The compiler can identify when instructions inside of a loop can be rewritten as a vectorized operation.


Works for simple loops only and is rare in database operators. Requires hardware support for SIMD instructions.

# AUTOMATIC VECTORIZATION

This loop is not legal to automatically vectorize.

The code is written such that the addition is described sequentially.

```
void add(int *X,  
        int *Y,  
        int *Z) {  
    for (int i=0; i<MAX; i++) {  
        Z[i] = X[i] + Y[i];  
    }  
}
```



*These might point to the same address!*

# COMPILER HINTS

---

Provide the compiler with additional information about the code to let it know that is safe to vectorize.

Two approaches:

- Give explicit information about memory locations.
- Tell the compiler to ignore vector dependencies.



# COMPILER HINTS

---

The **restrict** keyword in C++ tells the compiler that the arrays are distinct locations in memory.

```
void add(int *restrict X,  
        int *restrict Y,  
        int *restrict Z) {  
    for (int i=0; i<MAX; i++) {  
        Z[i] = X[i] + Y[i];  
    }  
}
```

# COMPILER HINTS

---

```
void add(int *X,  
        int *Y,  
        int *Z) {  
    #pragma ivdep  
    for (int i=0; i<MAX; i++) {  
        Z[i] = X[i] + Y[i];  
    }  
}
```

This pragma tells the compiler to ignore loop dependencies for the vectors.

It is up to the DBMS developer to make sure that this is correct.

# EXPLICIT VECTORIZATION

---

Use CPU intrinsics to manually marshal data between SIMD registers and execute vectorized instructions.

→ Not portable across CPUs (ISAs / versions).

There are libraries that hide the underlying calls to SIMD intrinsics.

- [Google Highway](#)
- [Simd](#)
- [Expressive Vector Engine \(EVE\)](#)
- [std::simd](#) (Experimental)

# EXPLICIT VECTORIZATION

```
void add(int *X,  
        int *Y,  
        int *Z) {  
    __mm128i *vecX = (__m128i*)X;  
    __mm128i *vecY = (__m128i*)Y;  
    __mm128i *vecZ = (__m128i*)Z;  
    for (int i=0; i<MAX/4; i++) {  
        _mm_store_si128(vecZ++,  
            ↪ _mm_add_epi32(*vecX++,  
                           ↪ *vecY++));  
    }  
}
```

Store the vectors in 128-bit SIMD registers.

Then invoke the intrinsic to add together the vectors and write them to the output location.

# VECTORIZATION FUNDAMENTALS

---


There are fundamental SIMD operations that the DBMS will use to build more complex functionality:

- Masking
- Permute
- Selective Load/Store
- Compress/Expand
- Selective Gather/Scatter




# SIMD MASKING

Almost all AVX-512 operations support **predication** variants whereby the CPU only performs operations on lanes specified by an input bitmask.




# SIMD MASKING

Almost all AVX-512 operations support **predication** variants whereby the CPU only performs operations on lanes specified by an input bitmask.



# SIMD MASKING

Almost all AVX-512 operations support **predication** variants whereby the CPU only performs operations on lanes specified by an input bitmask.






# PERMUTE

For each lane, copy values in the **input vector** specified by the offset in the **index vector** into the **destination vector**.

Prior to AVX-512, the DBMS had to write data from the SIMD register to memory then back to the SIMD register.

## *Permute*




# PERMUTE

For each lane, copy values in the **input vector** specified by the offset in the **index vector** into the **destination vector**.

Prior to AVX-512, the DBMS had to write data from the SIMD register to memory then back to the SIMD register.

## *Permute*




# PERMUTE

For each lane, copy values in the **input vector** specified by the offset in the **index vector** into the **destination vector**.


Prior to AVX-512, the DBMS had to write data from the SIMD register to memory then back to the SIMD register.

## *Permute*




# SELECTIVE LOAD/STORE

## *Selective Load*




# SELECTIVE LOAD/STORE

## *Selective Load*




# SELECTIVE LOAD/STORE

## Selective Load




## Selective Store




# SELECTIVE LOAD/STORE

## Selective Load




## Selective Store




# SELECTIVE LOAD/STORE

## Selective Load




## Selective Store






# COMPRESS / EXPAND

## *Compress*




# COMPRESS / EXPAND

## *Compress*




# COMPRESS / EXPAND

## Compress




# COMPRESS / EXPAND

## Compress




## Expand




# COMPRESS / EXPAND

## Compress




## Expand




# COMPRESS / EXPAND

## Compress




## Expand




# COMPRESS / EXPAND

## Compress




## Expand



# SELECTIVE SCATTER/GATHER


## *Selective Gather*






# SELECTIVE SCATTER/GATHER

## *Selective Gather*




# SELECTIVE SCATTER/GATHER

## *Selective Gather*




# SELECTIVE SCATTER/GATHER

## Selective Gather




## Selective Scatter




# SELECTIVE SCATTER/GATHER

## Selective Gather




## Selective Scatter




# SELECTIVE SCATTER/GATHER

## Selective Gather



## Selective Scatter



# VECTORIZED DBMS ALGORITHMS

---

Principles for efficient vectorization by using fundamental vector operations to construct more advanced functionality.

- Favor *vertical* vectorization by processing different input data per lane.
- Maximize lane utilization by executing unique data items per lane subset (i.e., no useless computations).



RETHINKING SIMD VECTORIZATION FOR  
IN-MEMORY DATABASES  
SIGMOD 2015

# VECTORIZED OPERATORS

---

Selection Scans

Hash Tables

Partitioning / Histograms



RETHINKING SIMD VECTORIZATION FOR  
IN-MEMORY DATABASES  
SIGMOD 2015

# SELECTION SCANS

## *Scalar (Branchless)*

```
i = 0
for t in table:
    copy(t, output[i])
    key = t.key
    m = (key >= low ? 1 : 0) &
        ↪ (key <= high ? 1 : 0)
    i = i + m
```

```
SELECT * FROM table
WHERE key >= $low AND key <= $high
```



# SELECTION SCANS

## Vectorized

```

i = 0
for vt in table:
    simdLoad(vt.key, vk)
    vm = (vk ≥ low ? 1 : 0) &
        ⇨ (vk ≤ high ? 1 : 0)
    simdStore(vt, vm, output[i])
    i = i + |vm ≠ false|
  
```

```

SELECT * FROM table
WHERE key >= "O" AND key <= "U"
  
```

ID	KEY
1	J
2	O
3	Y
4	S
5	U
6	X

Key Vector

J O Y S U X

SIMD Compare

Mask

0 1 0 1 1 0

All Offsets

0 1 2 3 4 5

SIMD Compress

Matched Offsets


1 3 4

# SELECTION CRITERIA

◆ Scalar (Branching)

● Scalar (Branchless)


**MIC (Xeon Phi 7120P – 61 Cores + 4×HT)**



at)

t)

75v3 – 4 Cores + 2×HT)



# SELECTION SCANS


◆ Scalar (Branching)

● Scalar (Branchless)


▲ Vectorized (Early Mat)

■ Vectorized (Late Mat)

*MIC (Xeon Phi 7120P – 61 Cores + 4×HT)*



*Multi-Core (Xeon E3-1275v3 – 4 Cores + 2×HT)*



Source: [Orestis Polychroniou](#)

# SELECTION SCANS


◆ Scalar (Branching)

● Scalar (Branchless)


▲ Vectorized (Early Mat)

■ Vectorized (Late Mat)

*MIC (Xeon Phi 7120P – 61 Cores + 4×HT)*



*Multi-Core (Xeon E3-1275v3 – 4 Cores + 2×HT)*



Source: [Orestis Polychroniou](#)

# OBSERVATION

For each batch, the SIMD vectors may contain tuples that are no longer valid (they were disqualified by some previous check).




```
SELECT COUNT(*) FROM table
WHERE age > 20
GROUP BY city;
```

```
agg = dict()
for t in table:
    if t.age > 20:
        agg[t.city]['count']++
for t in agg:
    emit(t)
```


# OBSERVATION

For each batch, the SIMD vectors may contain tuples that are no longer valid (they were disqualified by some previous check).



# OBSERVATION

For each batch, the SIMD vectors may contain tuples that are no longer valid (they were disqualified by some previous check).



# RELAXED OPERATOR FUSION

---

Vectorized processing model designed for query compilation execution engines.

Decompose pipelines into stages that operate on vectors of tuples.

- Each stage may contain multiple operators.
- Communicate through cache-resident buffers.
- Stages are granularity of vectorization + fusion.





RELAXED OPERATOR FUSION FOR IN-MEMORY DATABASES: MAKING  
COMPILATION, VECTORIZATION, AND PREFETCHING WORK TOGETHER AT LAST  
VLDB 2017



# ROF EXAMPLE

```
SELECT COUNT(*) FROM table  
WHERE age > 20 GROUP BY city;
```


*Vectorization  
Candidate*



# ROF EXAMPLE

```
SELECT COUNT(*) FROM table
WHERE age > 20 GROUP BY city;
```


```
agg = dict()
for vt in table step 1024:
    buffer = simd_cmp_gt(vt, 20, 1024)
    if |buffer| >= MAX:
        for t in buffer:
            agg[t.city]['count']++
for t in agg:
    emit(t)
```



# ROF EXAMPLE

```
SELECT COUNT(*) FROM table  
WHERE age > 20 GROUP BY city;
```


```
agg = dict()  
for vt in table step 1024:  
    buffer = simd_cmp_gt(vt, 20, 1024)  
    if |buffer| >= MAX:  
        for t in buffer:  
            agg[t.city]['count']++  
for t in agg:  
    emit(t)
```



# ROF EXAMPLE

```
SELECT COUNT(*) FROM table  
WHERE age > 20 GROUP BY city;
```


```
agg = dict()  
for vt in table step 1024:  
    buffer = simd_cmp_gt(vt, 20, 1024)  
    if |buffer| >= MAX:  
        for t in buffer:  
            agg[t.city]['count']++  
for t in agg:  
    emit(t)
```



# ROF EXAMPLE

```
SELECT COUNT(*) FROM table
WHERE age > 20 GROUP BY city;
```

```
agg = dict()
for vt in table step 1024:
    buffer = simd_cmp_gt(vt, 20, 1024)
    if |buffer| >= MAX:
        for t in buffer:
            agg[t.city]['count']++
for t in agg:
    emit(t)
```



# ROF SOFTWARE PREFETCHING

---

The DBMS can tell the CPU to grab the next vector while it works on the current batch.


- Prefetch-enabled operators define start of new stage.
- Hides the cache miss latency.

Any prefetching technique is suitable

- Group prefetching, software pipelining, AMAC.
- Group prefetching works and is simple to implement.

# ROF EVALUATION


*Dual Socket Intel Xeon E5-2630v4 @ 2.20GHz*  
*TPC-H 10 GB Database*



Source: [Prashanth Menon](#)

# ROF EVALUATION - TPC-H Q19

*Dual Socket Intel Xeon E5-2630v4 @ 2.20GHz*  
*TPC-H 10 GB Database*



Source: [Prashanth Menon](#)



# VECTORIZED OPERATORS

---

~~Selection Scans~~

Hash Tables


Partitioning / Histograms



RETHINKING SIMD VECTORIZATION FOR  
IN-MEMORY DATABASES  
SIGMOD 2015

# HASH TABLES – PROBING

## Scalar




$$k1 = k9$$

## Linear Probing Hash Table


KEY	PAYLOAD

# HASH TABLES – PROBING

## Scalar



## Linear Probing Hash Table



*Input Key*      *hash(key)*      *Hash Index*

```
graph LR; k1[k1] -- hash(key) --> h1[h1];
```

*Input Key*      *hash(key)*      *Hash Index*

```
graph LR; k1[k1] --> hash[hash #]; hash --> h1[h1];
```

The diagram illustrates the process of mapping an input key to a hash index. It shows three components: 'Input Key' (k1), 'hash(key)' (represented by a black box with a white hash symbol #), and 'Hash Index' (h1). A red arrow points from 'k1' to the hash box, and another red arrow points from the hash box to 'h1'.

[illegible]

## Four Keys Four Values

*Input Key*      *hash(key)*      *Hash Index*

```
graph LR; k1[k1] -- hash(key) --> h1[h1];
```


The diagram illustrates the process of hashing an input key. It consists of three main components arranged horizontally: 'Input Key', 'hash(key)', and 'Hash Index'. Below 'Input Key' is a white box containing the text 'k1'. A red arrow points from this box to a dark grey box containing a hash symbol '#', which is labeled 'hash(key)' in red text above it. Another red arrow points from the hash box to a white box containing the text 'h1', which is labeled 'Hash Index' in grey text above it. A red curved arrow also points from the 'h1' box towards the right, indicating further mapping or storage.

[illegible]

## Four Keys Four Values


# HASH TABLES – PROBING

## Vectorized (Vertical)




# HASH TABLES – PROBING

## Vectorized (Vertical)





## Linear Probing Hash Table



# HASH TABLES – PROBING

## Vectorized (Vertical)



*SIMD Compare*



## Linear Probing Hash Table

KEY	PAYLOAD
k99	
k1	
k6	
k4	
k5	
k88	



# HASH TABLES – PROBING

## Vectorized (Vertical)




**SIMD Compare**

## Linear Probing Hash Table

KEY	PAYLOAD
k99	
k1	
k6	
k4	
k5	
k88	



# HASH TABLES – PROBING

## Vectorized (Vertical)



# HASH TABLES – PROBING

◆ Scalar    ▲ Vectorized (Horizontal)    ■ Vectorized (Vertical)



Source: [Orestis Polychroniou](#)


# HASH TABLES - PROBING

◆ Scalar


▲ Vectorized (Horizontal)

■ Vectorized (Vertical)

*MIC (Xeon Phi 7120P - 61 Cores + 4×HT)*




*Multi-Core (Xeon E3-1275v3 - 4 Cores + 2×HT)*



Source: [Orestis Polychroniou](#)


# PARTITIONING - HISTOGRAM

Use scatter and gathers to increment counts.  
Replicate the histogram to handle collisions.




# PARTITIONING - HISTOGRAM

Use scatter and gathers to increment counts.  
Replicate the histogram to handle collisions.




# PARTITIONING - HISTOGRAM

Use scatter and gathers to increment counts.  
Replicate the histogram to handle collisions.



# PARTITIONING - HISTOGRAM

Use scatter and gathers to increment counts.  
Replicate the histogram to handle collisions.





# CAVEAT EMPTOR

---

AVX-512 is not always faster than AVX2.

# CAVEAT EM

AVX-512 is not always faster

<sup>2</sup> Please note that throughout our (multi-threaded) experiments, we did not observe any performance penalties through downclocking. Both processors KNL and SKX run stable at 1.4 GHz and 4.0 GHz, respectively.

cant underutilization in the preceding operators. We discuss this issue, among other things, in the following section.

### 5.3 Discussion and implications

The two strategies are not mutually exclusive. Within a single pipeline, both strategies can be applied to individual operators as long as buffering operators are aware of protected lanes (*mixed* strategy). Moreover, the query compiler might decide to *not* apply any refill strategy to certain operators. Especially, when a sequence of operators is quite cheap, divergence might be acceptable as long as the costs for refill operations are not amortized. Naturally, this is a physical query optimization problem that we will leave for future work. Nevertheless, we briefly discuss the advantages and disadvantages, as this is the first work in which we present the basic principles of vector-processing in compiled query pipelines.

As mentioned above, *consume everything* requires additional registers, which increases the register pressure.

Table 1 Hardware platforms

	Intel Knights landing (KNL)	Intel Skylake-X (SKX)
Model	Phi 7210	i9-7900X
Cores (SMT)	64 ( $\times 4$ )	10 ( $\times 2$ )
SIMD [bit]	$2 \times 512$	$2 \times 512$
Max. clock rate [GHz]	1.5	4.5
L1 cache	64 KiB	32 KiB
L2 cache	1 MiB	1 MiB
L3 cache	—	14 MiB

table scan and (ii) a hash join. Additionally, we experiment with a more complex operator, an approximate geospatial join. The experiments were conducted on an Intel Skylake-X (SKX) and an Intel Knights Landing (KNL) processor (cf., Table 1). The experiments were implemented in C++ and

at optimization level three ( $-O3$ ) set to  $\text{kn1}$ . If not stated otherwise, the work in parallel using two threads. The data in high-bandwidth memory experiments would have been. To measure the throughputs, for at least three seconds, possibly multiple times.

divergence handling in table algorithms into the AVX-512 query 1 of Gubner et al. [6]. Additionally, we integrated the materialization from non et al. in [16].

ive, TPC-H Query 1 (or short query that operates on a single predicate.

The greater the number of buffers, the greater the number of *permute* instructions that need to be executed, whereas the number of required buffers depends on (i) the number of attributes passed along the pipeline and optionally on (ii) the number of registers required to save the internal state of the operator (e.g., a pointer to the current tree node).

### 6 Evaluation

We evaluate our approach with two major sources of control flow divergence, (i) predicate evaluation as part of a

<sup>2</sup> Please note that throughout our (multi-threaded) experiments, we did not observe any performance penalties through downclocking. Both processors KNL and SKX run stable at 1.4 GHz and 4.0 GHz, respectively.

# CAVEAT EMPTOR

---

AVX-512 is not always faster than AVX2.

Some CPUs downgrade their clockspeed when switching to AVX-512 mode.

→ Compilers will prefer 256-bit SIMD operations.

If only a small portion of the process uses AVX-512, then it is not worth the downclock penalty.

# EMPTOR

The frequency impact depends on the *width of the operation* and the *specific instruction* used.

71 There are three frequency levels, so-called *licenses*, from fastest to slowest: L0, L1 and L2. L0 is the "nominal" speed you'll see written on the box: when the chip says "3.5 GHz turbo", they are referring to the single-core L0 turbo. L1 is a lower speed sometimes called *AVX turbo* or *AVX2 turbo*<sup>5</sup>, originally associated with AVX and AVX2 instructions<sup>1</sup>. L2 is a lower speed than L1, sometimes called "AVX-512 turbo".

The exact speeds for each license also depend on the number of active cores. For up to date tables, you can usually consult [WikiChip](#). For example, the table for the Xeon Gold 5120 is [here](#):

Mode	Base	Turbo Frequency/Active Cores													
		1	2	3	4	5	6	7	8	9	10	11	12	13	14
Normal	2,200 MHz	3,500 MHz	3,500 MHz	3,000 MHz	3,000 MHz	2,900 MHz	2,900 MHz	2,900 MHz	2,700 MHz	2,700 MHz	2,700 MHz	2,700 MHz	2,700 MHz	2,600 MHz	2,600 MHz
AVX2	1,800 MHz	3,100 MHz	3,100 MHz	2,900 MHz	2,900 MHz	2,700 MHz	2,700 MHz	2,700 MHz	2,700 MHz	2,300 MHz	2,300 MHz	2,300 MHz	2,300 MHz	2,200 MHz	2,200 MHz
AVX512	1,200 MHz	2,900 MHz	2,900 MHz	2,500 MHz	2,500 MHz	1,900 MHz	1,900 MHz	1,900 MHz	1,900 MHz	1,600 MHz	1,600 MHz	1,600 MHz	1,600 MHz	1,600 MHz	1,600 MHz

The Normal, AVX2 and AVX512 rows correspond to the L0, L1 and L2 licenses respectively. Note that the relative slowdown for L1 and L2 licenses generally gets worse as the number of cores increase: for 1 or 2 active cores the L1 and L2 speeds are 97% and 91% of L0, but for 13 or 14 cores they are 85% and 62% respectively. This varies by chip, but the general trend is usually the same.

Those preliminaries out of the way, let's get to what I think you are asking: *which instructions cause which licenses to be activated?*

Here's a table, showing the implied license for instructions based on their width and their categorization as *light* or *heavy*:

Width	Light	Heavy
Scalar	L0	N/A
128-bit	L0	L0
256-bit	L0	L1*
512-bit	L1	L2*

\*soft transition (see below)

So we immediately see that *all* scalar (non-SIMD) instructions and all 128-bit wide instructions<sup>2</sup> always run at full speed in the L0 license.

ster than AVX2.

their clockspeed when  
de.

t SIMD operations.

the process uses AVX-512,  
synclock penalty.

# PARTING THOUGHTS

---

Vectorization is essential for OLAP queries.

We can combine all the intra-query parallelism optimizations we've talked about in a DBMS.

- Multiple threads processing the same query.
- Each thread can execute a compiled plan.
- The compiled plan can invoke vectorized operations.

# NEXT CLASS

---

Query Compilation

Project #3 Topics